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ABSTRACT 
Frequency and phase-locked devices are essential components for many 
microwave communications systems like phase-locked loops, frequency synthesizers, 
or frequency modulation subsystems. These devices include injection-locked 
oscillators and frequency dividers. Obviously, the ability to predict the circuit 
behavior and performances of these devices is of prime interest. However, the 
simulation of phase-locked circuits remains a difficult task due to the existence of a 
complicated phase and frequency relationship between the extemal source and the 
internal oscillating signal. 
The analysis method proposed in this thesis makes use of current probe and 
Volterra series theory to determine the steady-state regime of injection-locked 
oscillators operating either in the fundamental-, harmonic-, or subharmonic-mode. 
This new technique enables us to obtain both locking bandwidth and the input power 
range for which frequency division and phase locking can be achieved. Moreover, it is 
very computational efficient and can be applied to any kind of oscillator circuit. All 
these features have been used to design a MESFET analog frequency divider, and the 
simulated and experimental results have been compared with very good accuracy. 
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INTRODUCTION 
Applications of frequency- and phase-locked components are found in many 
microwave systems such as phase-locked loops and adaptive phase array. Use of 
phase-lock-loop (PLL) is a practical way to stabilize the frequency of local oscillators 
in various transmitter and receiver circuits. The basic components of PLL include 
VCO, frequency divider and phase comparator. In practice, the frequency divider 
limits the stabilized oscillation frequency range, resulting in the need for additional 
frequency multipliers for higher frequency. These requirements result in expensive, 
complex multichip designs. 
Frequency division is the subject of increasing interest in the field of 
microwave communication systems. There have been two categories of frequency-
dividing circuits. The first comprises logic circuits which contain digital static and 
digital dynamic dividers. Although they are capable of very low input power 
performance, these circuits need very high performance FET's for the microwave 
frequency range. The second category, which contains the regenerative analog 
frequency-dividing circuits whose injection locking concept has been known for quite 
some time. The necessary ingredients include amplification, mixing and feedback. 
The regenerative type of dividing-circuits is attractive for high frequency operation. 
Recently, a number of reports have been published on the analysis of injection-locked 
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oscillators including time-domain methods [24], frequency-domain methods [30], and 
harmonic balance algorithms [23]. 
However, both the time-domain and harmonic balance approaches require 
long computation time and involve convergence problem. The frequency-domain 
method has been applied to injection-locked oscillator operating in the fundamental 
mode with simplifying assumptions. 
Because of these limitations, a simple, efficient, and general approach to the 
analysis of regenerative analog frequency dividers based upon the Volterra series 
method has been recently developed by the author [31]. The novel feature of the 
proposed formulation here is the way in which the dividers circuit is decomposed and 
analyzed. 
The organization of this thesis is as follows: Chapter 2 gives a review of the 
previous work on injection-locked oscillators. Chapter 3 briefly explain the concepts 
of Volterra series method, and its practical implementation on computer. The new 
formulation scheme based upon the Volterra series theory will be derived in chapter 4. 
Chapter 5 describes device modeling and parameter extraction techniques required by 
subsequent works. Circuit design, construction, measurement for experimental 
verification of the proposed method is contained in chapter 6. Finally, conclusions and 
recommendations for future work are given in chapter 7. 
BACKGROUND OF INJECTION LOCKING 
Injection locking is an interesting phenomenon in oscillator design, and many 
applications are evolved from its special characteristics. Injection locking has been 
studied by many researchers in the past with different approaches. In this chapter, the 
basic principles of injection locking, the traditional formulation method and the 
corresponding limitations are discussed.   
丨 丨 丨 丨 丨 ^ ^ ™ ^ ^ ^ — 
Injection locking describes the phenomenon of which the oscillator frequency 
shift and lock to the frequency of an extemal applied signal. This phenomenon has 
been studied by a number of researchers with results scattered in different 
publications. Pioneering work was done by van der Pol [1] in 1920s when he used 
appropriate approximations and to solve a second-order differential equation. In 1946, 
Adler [2] investigated the locking dynamics and obtained an equation describing the 
phase response during lock in. Armand [3] obtained the Fourier components from 
Adler's equation. In 1973, Kurokawa [4] developed a theory for negative resistance 
injection-locked oscillators. He provided qualitative and mathematical explanations of 
many experimentally observed locking phenomena. 
An injection-locked oscillator (ILO) is obtained by applying an extemal RF 
signal to the input of a free-running oscillator. This signal is referred as the locking 
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signal or injection signal. Naturally, a free running oscillator is not able lock to the 
injection signal if the power and frequency of the injection signal does not fulfill 
certain criteria. When the ILO unlocks, the output signal reverts back to its free 
running frequency. The bandwidth of which the oscillator is able to lock to the 
injection signal is known as locking bandwidth or locking range. At the onset of 
unlocking, the oscillator becomes especially noisy and spurious signals close to the 
carrier frequency are observed. Locking gain may be realized if the power of the 
locking signal is lower than that of the oscillator output where locking gain is defined 
as, 
,7 . . output power ( , „ � 
locking gam = {dB) (2.1) 
injection signal power 
Since the oscillator is operating at saturation, it provides a power limiting 
function to the output signal. Generally speaking, the locking bandwidth can be 
increased by applying higher power level of injection signal to the oscillator. 
However, the locking gain is reduced accordingly. 
Injection locked oscillator may be designed using either two-terminal or three-
terminal devices. For two-terminal devices, a circulator is usually used to separate the 
injection signal and the output signal. This configuration is known as the reflection 
type design (Fig 2.1a). 
Three-terminal device such as transistor has distinct input and output ports, the 
injection signal can be applied to form a transmission type or reflection type ILO (Fig 
2.1b). Tajima and Mishima [5] showed that transmission type ILO exhibits greater 
locking gain than reflection type ILO. However, the two-types of ILO have no 
significant difference from circuit analysis point of view. 
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Fig 2.1 Two types of injection-locked oscillator, (a) reflection type; (b) transmission 
type 
When the frequency of the output signal is equal to the harmonic frequency of 
the injected signal, a subharmonic injection locked oscillator is obtained. 
Subharmonic injection locking has been demonstrated by [6] - [10]. Besides, Wong 
and Lai [9] had also reported non-integral subharmonic locking in 1993. It was 
suggested that subharmonic locking is due to the presence of higher harmonic 
component of the injection signal close t o / � . 
In case the frequency of the injected signal is equal to the harmonic frequency 
of the output signal, then a harmonic injection locked oscillator is resulted. 
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Regenerative analog frequency divider falls into this class of applications [11] - [16]. 
Miller's representation[ll] was the most often referred one which consists of a mixer 
with a portion of its output being fed back to its input forming a loop. (Fig 2.2) Both 
self oscillating [14] — [16] and non-self oscillating dividers [12], [13] have been 
demonstrated. 
f /C>V ^ \ fo^ 




Fig 2.2 Miller's representation of regenerative analog frequency divider 
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2.2.1 Analysis of Fundamental Mode Injection Locking 
This problem was first studied by van der Pol [1] who solved a second order 
differential equation with various approximations. Later, Adler [2] analyzed the 
dynamics of injection locking and obtained the frequency spectrum of an unlocked 
oscillator. Among the various analysis approaches, Kurokawa's steady state analysis 
[4] was probably the most comprehensible one for electronic engineers who are 
familiar with the frequency domain analysis of steady state linear circuits. As locking 
bandwidth is the figure of merit of an ILO, steady state solution in the locked state is 
thus the most significant information of ILO. In addition, the graphical method that 
Kurokawa introduced provides an intuitive understanding of the observed locking 
phenomena. 
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Fig 2.3 Schematic of injection locked oscillator in fundamental mode 
operation 
Fig 2.3 shows a simplified model circuit of an injection-locked oscillator. 
Zd(A) is the impedance of the negative resistance device which is assumed to be 
amplitude dependent only. Z</0)) is the impedance of the linear tuned circuit which is 
a function of frequency co. E represents the equivalent generator voltage of the 
injection signal. I = A exp(j^) is the RF current flowing in the circuit. 
According to Kurokawa's formulation, we have 
E = [zXco)+Z,{co)W^ (2.1) 
If the injection signal is small, then the amplitude of the RF current (A) can be 
approximated by the free running amplitude, Ao and (2.1) can be re-expressed as 
zXco)+Z,{co) = ^ e - ^ ' (2.2) 
A? 
Graphically, (2.2) can be represented as shown in Fig 2.4. The arrows indicate 
the direction of increasing co for circuit impedance locus, and increasing A for device 
line while the injection vector represents the term E/Ao exp(j^). 
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Fig 2.4 Relationship between the injection vector, device line and 
circuit locus. 
For a free running oscillator, in the absence of injection signal, the operating 
point is defined by the intersection point of the impedance and device lines. The value 
of Q)o and Ao can then be determined from that point. 
When an injection signal at frequency Oh is applied, the locking vector will 
point in the direction indicated so as to satisfy (2.2). If we vary C0i and keeping the 
signal amplitude E constant, the locking vector will slide along the impedance and 
device loci (Fig 2.5). As 0)t is varied within the locking bandwidth, the phase of 
locking vector (0) changes correspondingly. This maximum phase variation is 
approximately 180° . 
Locking range is defined by points where the distance between the two loci 
equals E/Ao.To achieve locking outside this bandwidth, the injection power must be 
increased. 
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Fig 2.5 Relationship between locking vector and impedance loci when co 
is varied. 
If Zc is formed by a single series tuned network, Kurokawa showed that the 
locking bandwidth is then given by 
B_ 2 区 
- Q c o s “ l (2.3) 
where P/ and P � a r e the input and output power respectively, ^is the angle between 
the normal of device line and impedance locus. Q is the loaded quality factor of the 
circuit. 
In this analysis, the device impedance Z j is assumed to be a function of 
amplitude only, and the effects of harmonic current is totally neglected. 
2.2.2 Analysis of Harmonic/Subharmonic Injection Locking 
Gustafsson et al, reported a formulation for subharmonic ILO using describing 
function method [17]. They used a polynomial to represent the nonlinear device given 
by, 




P"L_^  injection signal 
nonlinear + Matching ^ 
device ^ Network - output signal Y • 
Fig 2.6 Formulation model used by Gustafsson, et aL 
By assuming that v(t) involves frequency components at/^ and fo/n only, two 
simultaneous complex nonlinear equations in two unknowns are derived. The 
unknown variables are the signal amplitude and phase of the fundamental and 
subharmonic components. Steady-state solution is obtained by solving the 
simultaneous nonlinear equations. Obviously, the order of complexity would increase 
if either 
a. the number of nonlinear devices/ports is increased 
b. more frequency components are to be considered. 
c. more coefficients such as a2 are included. 
In 1990s, Daryoush et aL [18] and Zhang et aL [19] used a general polynomial 
to represent the nonlinear two port (Fig 2.7). 
0 0 
;y = / W = X ^ ' ^ ' (2.5) 
/二1 
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where A： is the input and y is the output, ai are assumed to be real coefficients. A high 
Q dielectric resonator is employed in the feedback network. Under this ideal filtering 
assumption, they obtained the locking range as a function of output power and Q 
factor. With a similar formulation, Wong and Lai obtained an expression for non-
integral subharmonic injection locking [9]. For harmonic synchronized oscillator, 
Solbach [20] had also obtained a similar expression with the same set of assumptions. 
nonlinear function 
i n j e c t i o n _ _ ^ ^ _ _ I ^ ^ " ^ ^ L _ ^ outpu| 
signal W ^ signal 
^ H(a) ^ 
high Q filter 
Fig 2.7 Nonlinear feedback model used by Daryoush and Zhang. 
The basis of these formulations is the existence of an ideal filtering network 
which allows only the frequency component at f � t o pass through. As a result, the 
effect of other harmonics are not considered. In analog division, in order to increase 
the locking bandwidth, the feedback network must allow harmonic components to 
pass through as well. For some cases, harmonic components are even generated 
artificially by another nonlinear device [16]. 
v x m m m u w m i i ^ ^ ^ ^ ^ ^ ^ ^ ^ l ^ l g ^ ^ 
Time domain analysis is a very popular and powerful technique for general 
circuit simulation. The simulator solves a system of nonlinear equations at each time 
step, until steady-state is reached. For circuits with large time constant compared to 
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the operating frequency, simulation might suffer from lengthy computation time and 
large computer memory requirement. 
Harmonic balance(HB) techniques, on the other hand can solve the circuit 
equation directly in the frequency-domain which makes it more efficient. Utilization 
of HB method for injection locked oscillator analysis have also been demonstrated 
recently [23]. Li a HB simulator, the nonlinear system is partitioned into linear and 
nonlinear sub-circuit. All the variables are represented by their Fourier series rather 
than as functions of time. The linear part is analyzed in frequency domain while the 
nonlinear part is calculated in time domain. The interfacing between the two domains 
is accomplished by Fourier transformation. The Fourier coefficients of the unknown 
variables are adjusted to give the correct values by an optimization procedure such as 
Newton's method. The main drawback of HB method are the problem of convergence 
and long computation time when more mixing frequency components are included. 
Besides, a bad initial estimates of the unknown variables can slow down the 
calculations and cause local convergency problems. 
THE VOLTERRA SERIES METHOD FOR NONLINEAR 
ClRCUIT ANALYSIS 
Nonlinear system analysis has been a complicated task forcing many 
researchers to employ simplifying assumptions. These assumptions include specific 
circuit topologies, the number and types of nonlinear elements as well as the number 
of mixing products involved. Volterra series, on the other hand, is a highly efficient 
and effective method for analyzing general nonlinear circuit. It is particularly useful 
for calculating intermodulation distortion levels under multi-tone excitation. 
In this chapter, the basic theory of the Volterra series is introduced. Finally, 
the construction of a general circuit simulator which is able to incorporate Volterra 
kemel calculation up to very high order is described. 
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For linear system, the output w(t) is related to the input s(t) through the 
convolution integral: 
CO 
w(0= f^ ( r> ( r -T>/ r (3.1) 
•/ 
— 0 0 
where h(t) is the impulse response of the system. Norbert Wiener applied the work of 
Volterra to the problem of analyzing nonlinear systems. Wiener perceived that the 
output y(t) of a nonlinear system is some functional of its input x(t), and they can be 
related by a functional series. By analogy to the power series expansion, the first few 




— 0 0 
0 0 + h^ (Ti，：2 Mf - 1^ y{^ - ^2 v^1<^^2 j j 
一oo 
的 (飞r%\ 
+ J JJ^(^1, 2^ ‘ ^ 3 M^ - 1^ V(^ - 2^ y{t - 3^ )dr^dr^dr^ • 
一oo 
+ … 
or in a more compact form 
0 0 
• ) = $ > « • (3.3) n=l 
where 
- 0 0 
yn{^h … h J j ” T ” " . , T j 
V — 0 0 j -x{t-T^yc{t-T^)"-x{t-T^yr^dT^---dT^ (3.4) 
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The multidimensional function, hn(ti, T2, . . .，Tn), is usually known as the nih-
order kemel or the nth order nonlinear impulse response. By the generalization of its 
Fourier transform, the nih order nonlinear transfer function is then defined as, 
/ • 0 0 A 
H « ( / i , / 2，...，/")=…h J j ” T 2 , " , T j 
«/ — 0 0 • 
.exp[- j27r(f,T, + /2^2 +. •. f j , )}iT,dT^. 丸 (3.5) 
Conversely, the nth order nonlinear impulse response may be obtained from 
the nonlinear transfer function by inverse Fourier transformation, 
/•如 i * 
�(T”T2,..,Tj= ... H ^ ( f , , f , , - - - , f J 
•/ 一 oo •/ 
• e x p [ j - 2 ; r ( / , r , + f , r , +... f j ^ )}if,df, • ••#, (3.6) 
Substituting (3.6) into (3.4) and carry out the multiple integration on r；, T2, . . ., T"，we 
get 
yn ( 0 = j £ - j 凡(/, , • . . , fn ) f l X { f i )eXpO2;5^. yift (3 7) /=1 
Taking the Fourier transforming of yJt) yields the wth-order output spectrum 
K(y)=Hj^«(y i，".，A^/ - / i—. . . / « ) r tx (Z>^Z (3.8) 
i'=i 
where S( ) is the delta function. The complete output spectrum is then 
y ( f ) - l K ( f ) (3.9) 
n=l 
The term order is used with respect the nonlinear output component yn(t). It 
can be observed that the term order can be interpreted as the number of contributing 
input frequencies. In many cases of nonlinear system analysis, different order 
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nonlinearities can result in response at the same frequency. The frequency of response 
is not therefore fully indicative of the order of the response. 
Introducing an auxiliary multidimensional time function yn(Tj, ..., Tn) in place 
of yn(t) and its Fourier counterpart, (3.8) may be written as 
Y A f . - ' J n ) = H M . - J n ) x { A ) - X { f J (3.10) 
in which/=/y + …+/„. 
Note that the order of arguments are interchangeable. 
H f i f n F f m i . m i i i m j h m m g m i — ^ M 
3.2.1 Probing Method 
The nonlinear transfer function may be evaluated by either the probing method 
or the nonlinear current method. In the probing method, the nonlinear transfer 
functions of order n are evaluated by exciting the system with n frequency 
components, i.e. 
x(r)= expO^JjO+ exp(/.6y)+ •.. + expO^; / ) (3.11) 
By solving the circuit response with KCL/KVL, the nih order response is 
obtained. Since higher order kemels can always be expressed in terms of lower order 
ones, evaluation starts with n = 1 and increase progressively. Linear circuit equations 
are solved to obtain the required kemel. This method is mainly for analytical 
calculation only and is not suitable for computer implementation due to the lengthy 
algebra involved. 
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3.2.2 Nonlinear Current Method 
Fig 3.1a shows a nonlinear conductance whose FV characteristic is defined by 
'^ = ^iv + g2v' + g . y (3.12) 
in which gi is the linear conductance, g2 and g j are called the nonlinear conductance. 
R 
V A  
+ 
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V 去 去 去 
(c) 
Fig 3.1 Nonlinear current method, (a) Circuit with a nonlinear resistor; (b) 
nonlinear resistor converted to a set of current source via substitution theorem; (c) 
nonlinear current source grouped by mixing order [24] 
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Fig 3.1b shows the equivalent circuit of (3.12) by interpreting the 2"^ and 3'^ order 
terms as voltage controlled current sources. Note that the two circuits represent the 
same relationship between the port current and port voltage. This transformation is 
known as the substitution theorem. The terminal voltage v of the nonlinear device is a 
sum of all orders of mixing products: 
V = V1+V2+V3+... (3.13) 
where v^  is the sum of all ^th-order products. Substituting (3.13) into (3.12), we have, 
Z ' = ^ + V 2 + V 3 + . . . ) + g2(Vi+V2+V3+.")2 + g3(Vi+V2+V3+.")3 (3.14) 
Collecting terms of various mixing orders and consider up to 4^ ^ order terms, 
we get 
hn =<^i(Vl+V2+V3+...) (3.15) 
h ^82^1^ (3.16) 
/3 =2^2^1V2+g3V1^ (3.17) 
h = ^2 (^ 2 + 2v2V3)+ 3 ^ 3 v f v 2 + g y , (3.18) 
where i“n is the current through the linear part, and i2, 13 and i4 represents the 2"^, 3'^ 
and 4th order current components in the nonlinear element. Remarkable results are 
observed with this arrangement: 
1. The circuit is linear though current source are nonlinear functions of 
various-order voltage components. 
2. The first order voltage component, vj, are function of the excitation source, 
v^ . The second order current 12, is a function of the first-order voltage, ij is 
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a function of 1^^ and 2"^ order voltages. Higher order current in, can be 
obtained by the same approach. 
3. Higher order currents are always function of lower-order voltages. 
As a consequence, the method of solution may be summarized as, 
1. Obtain the first order response, v；, by setting all nonlinear current sources 
to zero. 
2. With the first order voltage, the second order current is calculated by 
(3.16). Then, excite the system with /2 only. All linear source are set to 
zero. Second order voltage, v2, is thus obtained. 
3. From v；, v2, the third order current, 13, is calculated. Setting i3 the only 
current source, the third order voltage, vj, is thus obtained. 
4. Higher order current and voltage can be obtained progressively. 
Analogous to linear system, if the system is excited by unity input, the output 
is simply the transfer function. The nih order voltage response is the nonlinear transfer 
function of order n if the system is excited by 
n 
K = S ^ ^ P ( M O (3.19) /=i 
which is equivalent to setting X(Ji) = 1 in (3.9). 
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3.2.3 Higher order nonlinear current 
The procedure described by (3.16) to (3.18) for obtaining higher order current 
can be generalized as 
n 




m^,n ~ ^ i^^ rn-i,n-l (3 21) 
and 
� ’ i = ^ . (3.22) 
3.2.4 Voltage response by using nonlinear transfer function 
The /2th order voltage response may be obtained from the nonlinear transfer 
function using (3.9). For example, the 3'^ order intermodulation components at 
0) = 2 C0i — c02 is evaluated by, 
V3{co,,CO, -co^) = i/3(6Jj，CO, -Q)^)X{co,)X{co,)Z(-^2) (3.23) 
where X{C0n) represents the excitation phaser at 0)n- Note that V3(c01,c01,-c02) represents 
the voltage at positive frequency only. Response at negative frequency may be 
obtained from the complex conjugate of V(co). Subsequently, real time signal is 
obtained by adding them together. In addition, V3(cO1,cO1,-cO2) is just part of the 
spectral component at 0). The spectral component at ^yhas a coefficient t given by 
^_ n\ 
m^\m^\m^\'--m^\ (3.24) 
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where m, is the number of times 0)i appears in the argument list. Derivation of this 
expression is not given here and readers may refer to [23] for a detailed proof. Finally, 
the 3rd order voltage response at co = 2 C0] — c02 is given by 
3 r 1? 
V,(2o), -^2) = -H,(0),,6>j -6^2)L^(0),)J X{-co^) (3.25) 
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Nonlinear analysis has been a difficult task for many researchers. In most 
cases, they are forced to make various assumptions on circuit configuration and 
harmonic power. 
In Volterra series analysis, some of these assumptions are relaxed. The 
solution process is independent of circuit complexity and number of harmonic 
components involved. With the inclusion of the mixing effects of higher order terms, 
it is possible to analyze the behavior of nonlinear circuit accurately and efficiently. 
Besides, Volterra series is not just an analytical tool. The nonlinear transfer functions 
may be evaluated numerically to any degree of accuracy. To obtain the output 
spectrum, only direct calculation is involved. In contrast, harmonic balance (HB) 
relies solely on iterative algorithms to converge to the solution set. For even a single 
tone excitation case, the solution space is l+2N in dimension, where N is the number 
of harmonics considered. For the multi-tone situation, the number of unknowns 
increases exponentially due to cross mixing terms. Moreover, adding one more 
nonlinear port corresponds to adding one more set of unknowns. 
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In contrast, Volterra series operates completely in frequency domain, hence 
neither iterative algorithm nor time-consuming Fourier transformation is required in 
the simulation. 
Moreover, Volterra series allows the decomposition of each frequency 
component into responses of various orders. For example, the frequency response at 
CO = CDi due to two tone excitation, may be decomposed into responses of various 
orders, such as 
Vi(COi)， V3(CO1, COi, -COi), V3(CO1, CO2, -CO2), 
V5(COi, COi, COi, -COi, -COi), V5(COi, Q)i, -0)1，0>2, -CO2),... 
Hence the contribution of individual mixing terms to the total nonlinear 
response may be studied in depth. 
R g K W f f g f f i t ! f i f f i B ! f B W H T f f i f n g ^ 3 f f f f f f B f f H f f B T f f W ^ | ^ J | 
A Matlab program has been developed for evaluating the numerical value of 
the Volterra nonlinear transfer functions. In order to carry out simulations on any 
particular circuit, the description of the elements and interconnections must be 
presented in a form that could be recognized by the program. In this section, the core 
design of this simulator will be described. 
3.4.1 Admittance Matrix Formulation 
The circuit to be analyzed must be presented in a file (similar to a SPICE file) 
as combination of elements interconnected in a nodal network. The example depicted 
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in Fig 3.2 illustrates the style of input file. The general format of the element 
statement is 
CMP X y c 
CKT “ ~ 
R E S 1 0 5 0 
I N D 2 0 3 . 3 e - 9 
CAP 1 2 l E - 1 2 
R E S 2 0 5 0 
VCCSNL 1 0 2 0 3 0 E - 3 l O E - 3 - 5 E - 3 
END 
Fig 3.2 A circuit file for Volterra Series Simulator 
where CMP is the component name, x and y are the node numbers that the element is 
connected to, and c is either a single value or a list of parameter value dependent on 
the type of element chosen. Furthermore, it requires that each node of the circuit be 
assigned a unique positive integer number, and node 0 is reserved for ground 
reference. It can be seen that the file has a ‘free-format，which does not require data to 
be entered in a specific column locations on an input line. Unused statement line will 
be ignored by the program, and the order of all the statements is of no importance to 
the program. 
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Fig 3.3 A voltage-controlled current source 
Circuit analysis is accomplished based upon the conventional nodal 
admittance approach. For example, for a voltage controlled current source (Fig 3.3), 
its indefinite-admittance matrix is given by 
K n K ^ . 
I , [ 0 0 0 0 
Ib 0 0 0 0 
/ , y - y 0 0 
I , L - y _y 0 0 � （3.26) 
where V's and I's are the terminal voltages and currents of the controlled source. The 
terminals need not be distinct. For examples, if a = c and b = d, then it represents a 
two-terminal conductance element. 
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For inductors, where ;y = 1 / jcoL, the admittance at DC would cause problem 
since y ~> ©o for co = 0. Linear circuit simulators do not have this trouble since only 
AC response is involved. However, for nonlinear circuit simulators, harmonic 
frequencies including DC have to be taken into consideration. Trick to get around this 
problem like representing them by large numbers, however, might cause overflow 
error. On the other hand, if these numbers are not large enough, it might introduce 
arithmetic error. In order to tackle the problem, the y matrix is contracted at DC to 
produce a DC y matrix. Contraction [26] means merging together of two or more 
terminals, which implies equating node voltages and summing branch currents. 
Consequently, a modified admittance matrix can be derived from the original one by 
merging rows and columns of the corresponding node numbers (Fig 3.4). As a result, 
the DC condition is handled properly and reliably. 
nodes to be 
^ ^ ^ ^ ^ ^ contracted _7iFl 
丨 I 个 
\ i �� ^ 
Fig 3.4 Node contraction in admittance matrix corresponds adding rows 
and columns together 
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3.4.2 Evaluation of Nonlinear Response 
Nonlinear voltage response Vn(cOh 幼，. ，cOn) or the transfer function Hn(C0i, 
幼，…，C0n) can be evaluated from the nonlinear current of the same order, In(cOi,幼，…， 
COn) CLS 
K ( “ i , 6 V . . , a J = Z(^ 2)/““i，^«2，..., i^jJ (3.27) 
n 
^ = Y,COi /=i 
where Z is the z-matrix at frequency Q. generated from the admittance matrix of the 
circuit. To determine /„，lower order voltage responses have to be calculated in 
advance. Jn general, /„ is given by (3.20) for the ^th order response. 
Symbolic approach is employed here for the expansion of (3.20) to allow 
nonlinear response of any order to be found without requiring to modify the source 
code. Subsequently, the program calculates all the required Vp with p < n in a 
recursive manner and ensure that only the minimum set of lower order responses are 
used. 
3.4.3 Local Cache and Global Cache 
Caching is implemented to enhance simulation efficiency. It includes a global 
cache and a local cache. The global cache is located in the hard disk whereas the local 
cache is located in RAM. 
Since the nonlinear kemel evaluation is based on a recursive algorithm, 
computation of lower order kemels might be required quite frequently. To save time 
and effort, it is obvious that some of the calculations should be stored in cache 
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memory, for later use. Cache is also used for the storage of intermediate results such 
as z-matrix and the symbolic representation of the Volterra kernels. 
3.4.4 Components Library 
The elements that has been installed in the simulator include: 
linear resistor, 
z. = gv (3.28) 
linear capacitor 
y = jcoC (3.29) 
linear inductor 
_ 1 
产 7 ^ (3.30) 
nonlinear conductance/transconductance 
oo 
i = Y^Sn^' exp(70- ;^yr) 
n=l (3.31) 
nonlinear capacitance 
. d ^ , 
' = T . ^ ^ - ^ (3-32) 
似«=] 
Distributed components such as transmission line can easily be provided by 
modifying the formulation of the y-matrix. 
3.4.5 Verification of Simulator 
In order to verify the accuracy of the simulator, predicted results of arbitrary 
test circuits are also obtained by a commercial software tool (HP MDS). The two sets 
of results are found to be in excellent agreement. 
VOLTERRA SERIES GENERAL lNJECTION-LOCKED 
OSCILLATOR FORMULATION 
Since the seventies, the Volterra series theory has been used extensively by the 
microwave community in the analysis of nonlinear circuits. The most representative 
application is the investigation of intermodulation distortion in non-autonomous 
systems like amplifiers and mixers. In the last decade, researchers have also made 
every effort to extend the use of Volterra series formulation to the analysis of 
autonomous systems such as oscillators. Yet, all the proposed schemes do not 
automatically lead to a direct and general application of Volterra series for harmonic/ 
subharmonic injection locked oscillator analysis. 
Recently, a novel adaptation scheme has been developed at the Chinese 
University of Hong Kong [31] for the general analysis of a large class of oscillator 
problems. In this chapter, the formulation of the determining equations based upon the 
Volterra series method will be derived. Finally, the Volterra Series Simulator (VSS), a 
software tool developed in-house for the implementation of the proposed scheme will 
also be described. 
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4.1.1 Chua and Tang's work 
During the 70's, Volterra series method were widely employed in nonlinear 
circuit analysis. Yet application was restricted to non-autonomous system where the 
system is driven by external sources only. In 1982，Chua and Tang [27] developed a 
novel formulation that make it possible to analyze autonomous system with Volterra 
series. Their idea is to cut the nonlinear system at the feedback loop. Steady state 
solution is obtained by equating the input signal to the output signal. However, the 
nonlinear system must be carefully split, otherwise the circuit impedance changes and 
hence affects the validity of formulation. Later, Hu et al. [28] used an approximate 
source and load impedance to demonstrate the application of the Chu and Tang's 
method to microwave oscillator. 
4.1.2 Cheng and Everard's work 
Cheng and Everard introduced a more straightforward and rigorous approach 
in 1990 [29] for the analysis of free-running oscillators. Their idea is to make a break 
somewhere in the oscillator circuit to obtain a one-port network. The argument is that 
the voltage across the port terminals should be zero for all harmonics including DC. 
The solution process follows by driving the network using a current source in parallel 
with an ideal source impedance. This ideal impedance is assumed to be an short-
circuit for all other frequencies. A determining equation is thus obtained which can be 
solved to find the steady state solution: 
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3 5 Z,„(^。，/)=Zi(60+74(^^，^。,-^。)/2+iZ5(^ y,，^。，^^，—^。,— J^/4+� 
(4.1) 
Numerical results may be evaluated to within any desire accuracy by using a 
recursive algorithm [23]. 
The extension of Cheng and Everard's method to include driven autonomous 
system was one of the objectives of the present work. In the later sections, it would be 
shown that when the external excitation is removed, the formulation automatically 
reduces back to the case of a free-running oscillator. 
r^  
J Z'^ E^ ideal A l L_J LJ �V ^ M impedance • ^ _j —” i—p^  
• V 去 去 去 去 
(a) (b) 
Fig 4.1 Cheng and Everard's method to oscillator simulation via Volterra series, (a) a 
break point A is inserted (b) the break point replaced by a current source in parallel 
with an ideal impedance 
4.1.3 Huang and Chu's work 
In 1994, Huang and Chu [30] applied the Volterra series to analyze the 
injection locked oscillator operating in the fundamental-mode. They split the circuit at 
the injection port into a linear source port and a nonlinear device port (Fig 4.2) and 
obtained a node equation (4.2) at the interface. 
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{ Y o f y . C o ) ^ y y e ^ ' = h (4.2) 
The nonlinear admittance YoiV, co) is calculated by applying a voltage source 
to drive the device port. Accordingly, they had made an implicit assumption that the 
harmonic components across the port be zero for all frequencies other than the 
generator frequency. This assumption is approximately true only if the device port is 
attached to certain high Q resonators. Besides, this approach of formulation cannot be 
applied to the analysis of harmonic/sub-harmonic mode of injection locked 
oscillators. 
r ^ I p ^ Yn(^,oi 
injection / ^ ^ I Nonlinear device, 
source V^^ ^o j matching and feedback 
I network 
cut the circuit at 
here 
Fig 4.2 Huang and Chu's approach to analysis of injection locked oscillators in 
fundamental mode operation 
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An ordinary wire 
connecting two elements 
— M R ^ I 
Sour^ y 
f^S"~rV J ' ~~7i 
( ) 一 Load 






Injection =- ^ 
Sour<x y 
0 '一 Load 




^ " ^ ^ ^ ^ " ^ wire A 
wire B 
f ^ 
Injection J= ^ 
Source ^ 
� ) ~ Load 
L Nonlinear 丁 
Device 
(c) 
Fig 4.3 A novel approach to analysis of injection locked oscillator. Wire A carries 
current at frequency 叫 while wire B carries other frequencies. 
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In this work a novel analysis approach has been developed. This is a simple, 
computational efficient，and unified approach to the analysis of injection locked 
oscillators. The formulation begins by considering the general injection locked 
oscillator as an autonomous system driven by an extemal source. The external source 
may be a voltage or a current source. 
For any types of injection locked oscillators (fundamental, harmonic, 
subharmonic), the system may be represented by Fig 4.3. The driving source is 
represented by a current source Ij of angular frequency cOj. The short-circuit 
connection can be viewed as an ideal wire joining one node to another. This wire is 
then split into two, namely wire A and B. Wire A carries current of fundamental 
frequency (<¾), while wire B carries current component of all other frequencies. 
Subsequently, wire A is replaced by a fictitious current source 1�exp(jcOot + ¢). The 
voltage difference across this current source is denoted as v. 
The whole system is now excited by Ij and 1�simultaneously. The voltage v 
can be evaluated by Volterra series method as: 
乂 = 21/。+付2(/广份广/。^ ,^ 0+尺3(/广份广/。—\礼)+付4(/广份乂。一，份。)+-
二0 
(4.3) 
where Zj is the linear impedance looking into the probing port and 
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Hn(Ij, C0j, Io e ^^, C0o) is the Volterra series nonlinear transfer function of order n. For a 
given driving source, the values of Ij and coj are chosen in advance. Besides, co�and C0j 
is harmonically related 
� for fundamental mode 
0)j = i N X cOo for harmonic mode 
丄 X CO for subharmonic mode [N o 
where N = 2,3, . . . (4.4) 
Thus the problem may be solved by plotting Re{v) = 0 and Im(v) = 0 as a 
function of 中 and /". The solution is obtained at the intersecting point of Re(v) = 0 and 
Im(v) = 0. 
It should be pointed out that 1�= 0 is a trivial solution of (4.3). In order to 
eliminate this trivial root, equation (4.3) is divided by 1 �t o give, 
z { c o J ^ , i y ' ) = v / I ^ 
=^1 + ^2(队厂，I�eJ') + Z 3 � c o , I ), I ^ e ^ ' ) + . • . = 0 (4 5) 
where 
zX)=HX)!h 
Note that if one put Ij = 0 in the above formulation, the system falls back to 
the situation of a free-running oscillator that has been analyzed in [29]. 
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Without lost of generosity, a 3'^ harmonic injection case {C0j = 3o)o) is 
considered in this section. For third harmonic injection, 0)j = 3o)o. For better 
readability, the variables are renamed with 1�as h, Ij as I3, C0j as 0)3 and cOo as C0i. i.e. 
(c03 二 3 CO]). 
Based upon the nonlinear current method [25], the determining equation may 
be derived as, 
V = ZJi 
3 2 + - ^ 3 a ( ^ P ^ l - ^ l ) A A 
3 *2 + - ^ ( ^ 3 - ^ l - ^ l ) V i * 
6 2 + - ^ 3 c ( ^ P ^ 3 - ^ 3 ) A h 
+ ^ ^ 5 a ( ^ P ^ P ^ P ^ p - ^ 3 ) W lb 
+ ! r H % ( ^ i , ^1，^1 ,一叫-^i )A IA14 lo 60 / � 2 2 
+ T e H$c (份1，叫，辟,一叫,-份3 Xi A ^3 
30 ” ( 、 4 + 7 7 H^d m，^3，^3 - ^ 3 - ^ 3 Xl h 10 
+ 署 Hse (^1, ^ 3 -^1 -^1 -^1 )A 12 h~h 
+ 菩 H” (^3，^1，—份1 -^1 - ^ 3 VslA 2 /广 
16 
+ … 
= 0 (4.6) 
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Dividing both sides by /；, the impedance equation is obtained. The arguments 
in the function bracket is dropped for better readability. 
Z = Zi 
3 3 6 
+ 7付3卞1|2+7仏73厂2"1+7付3」/3|2 + 
+盖,5乂3,,+豈,5卞,丨4+芸"5」,,|卞3丨2+芸,5刺4+昔仏乂、 
30 2 .2 + - H , , L L L !L 
16 ” 3 3 1 1 
+ … 
= 0 (4.7) 
Taking the phase o f / j as the reference phase\ and expressing /； and I3 in polar 
form as 
/1 = re�0 
/ 3 着 ° 
Hence, (4.7) can also be written as 
Z = Z,(r,^)+ ;Z , ( r ,^ )=0 or 厂^，^、)二 （4.¾ 
Z i � r ^ � = Q 
Thus the unknown variable (r, ¢ ) can be determined by solving the two 
simultaneous nonlinear algebraic equations in (4.8). A simple Newton-Raphson root 
finding method may be employed here using the analytical Jacobian, J, given by 
"az^ a z / 
j = ~ ^ ^ 
私 3Z, (49) _ ^ ^ _ 
1 Phase of /； may be set as reference phase as an alternative. 
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Starting Value for Newton's Algorithm 
Considering the fact that an injection locked oscillator has about the same 
output power in both locked and free running state, the initial values for r may then be 
assigned equal to the free running amplitude, r^. Li addition, since I3 exp(j 3cot) is 
used as the reference signal, the phase angle of the fundamental component may vary 
between +7i/3 and -7i/3. To summarize, the initial conditions are, 
r^r^ 
兀 , " 兀 
< d < — 3 3 (4.10) 
As there are only two variables in the formulation and initial value of r is 
already known approximately, gradient search can usually converge in a few 
iterations. 
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Re-arranging the terms in (4.7), and letting /； be real and I3 be complex, we 
obtained. 
Z l + | " 3 “ A 2 + ^ H 5 " / l 4 
一 ^ 
| / / 3 " 3 / l + | " 3 J / 3 r + 
= - ^ - H , J , ' i ; ^ - H , J , ' /3 2 +!付5" /3 4 
16 5« 1 3 16 5c 1 3 16 5d 3 
+ - / / 5 , / , ^ / 3 + - / / 5 , / 3 /3 2/ _ 16 ‘‘ 1 3 16 5/ 3 3 1 _ 
(4.11) 
In the absence of injected signal (I3 = 0), the above expression reduces to the 
determining equation given in [29] for a free running oscillator: 
Z i + Z ^ = 0 (4.12) 
Z - ^ H / 2 + 1 0 " 4 
Zz) --J^3a^l + 7 I # 5 Z ^ 4 lb 
Now, defining 




Combining (4.11), (4.12) and (4.13), we get 
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Z , + Z ^ = \ f \ e ^ ' (4.14) 
where 伞 is the phase of f . 
j X � ‘ 
4 z / 份 ） 
々(/一 / 
^ 
Locking vector,/ / ^ 7 V ^ , ¾ 
一 ^ ^ ^ — 
^--"-" R 
Fig 4.4 Formulation of locking vector 
Thus the determining equation is expressed in the form of the injection locked 
equation obtained by Kurokawa [4]. Kurokawa make use of this injection locked 
equation and the locking vector to explain the locking phenomena in the fundamental 
mode operation. In this work, a similar locking vector was obtained for harmonic / 
subharmonic injection locked oscillators. The significance of this vector is that it 
provides a graphical illustration of the locking phenomena, a simple estimation of 
locking range as well as the direction for improvement of the locking range. 
Furthermore, under the small injection assumption, one may assume the only 
significant term i n / i s H3tI3 /7. 
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Standard Volterra series computation scheme has been described in Chapter 3. 
In such method, the first order voltage across the controlling nodes are evaluated. The 
node voltage is then used to calculate the second-order nonlinear current sources. The 
second-order voltage across the controlling node is obtained by solving the circuit 
equation in the presence of the nonlinear current sources. These voltages are 
employed in tum to generate higher order nonlinear current. During this computation, 
external sources are set to zero except for calculation of the linear response. For 
current excitation, setting the source to zero implies an open circuit. 
In order to implement the new formulation approach, circuit description is 
modified. A chosen node is split into two nodes with different labels. A fictitious 
current source is then inserted in between these nodes in evaluating the first order 
transfer function at co =咏.For other frequencies {co 7^cOo), this node pair is re-
connected so as to allow current to flow. In terms of simulator element, it is a 
Frequency Dependent Short and is defined as 
> W = | � 了。. (4.15) � otherwise 
In y-matrix notation, it is reasonable to replace a short circuit by a very large 
conductance. This trick might work for some cases. However, in the digital computer, 
only limited number of bits is used to represent the floating point numbers. As a 
result, either lost of significant digits or machine round off error could occurs on 
arithmetic operation. This conductance has to be chosen carefully or else problems 
might arise. 
Volterra Series General Injection-Locked Oscillator Formulation 48 
To circumvent the problem, node contraction [26] is used to short out the 
terminals. By node contraction, the current flowing into the nodes are summed while 
simultaneously equating their node voltages. In the terms of y-matrix, the 
corresponding rows and columns are added together. In this way, a perfect short 
circuit element is implemented. Similar contraction is performed for DC y-matrix 
described in chapter 3 on simulator implementation. 
ClRCUIT MODELING AND PARAMETER 
EXTRACTION 
An accurate and reliable device model is crucial to the correct prediction of 
circuit performances based upon circuit simulator. In this work, a rigorous FET model 
is extracted using DC characterization, s-parameter characterization and harmonic 
distortion characterization. The equivalent circuit model of the MESFET used in this 
study is shown in Fig 5.1. The device is Siemens CFY30. 
G >——r^^^^^^ -^jy^r^^——p4p^——p^ m~~r^^^J^ < D 
==Cpkg ^g-y V L |l L| l c =|=Cpkd 
p i # f 1 ' - f d s 
各 t ^ _ ^ 




Fig 5.1 The nonlinear MESFET model used in this study 
^^^*^^^^^^^^^^^^^^^^^^'^^^^^^^^^^MB^^WI 
Accurate determination of parasitic resistance Rg, R^ and R^ in the MESFET 
model is an important step for the parameter extraction process. Pre-determined 
parasitic resistance by DC measurement reduces the number of variables to be 
handled during small signal parameter extraction which makes the optimization 
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process faster and more reliable. In addition, pre-determined parasitic resistance is 
essential to the direct extraction of large signal parameter to be described in later 
section. The technique used here is based on the one proposed by Fukui [32], [33]. 
The parasitic resistance Rg, Rd and Rs in the MESFET model can be extracted 
by three different gate forward bias DC I-V measurement. For a Schottky gate diode, 
the forward gate current is given by: 
I g = I ^ e ( _ - l ) (5.1) 
or in terms of the applied gate forward potential, 
V = (nkT/q)ln{l^/I^+l) (5.2) 
where /, is the reverse saturation current, Ig is the gate current, q is the electron 
charge, V is the applied forward junction voltage, n is the ideality factor, k is the 
Boltzman's constant and T is the device temperature in Kelvin. 
For a diodejunction in series with a resistor Rser, the gate voltage is the sum of 
the diode junction voltage and the resistor voltage across Rser-
V^=V + V C (5.3) 
Shown in Fig. 5.2 is a semi-log plot of the gate current(log scale) vs the gate 
voltage. For small gate current, the voltage drop across the resistor Rser becomes 
negligible, and with 
V A » 1 
a ‘linear’ relationship is observed on the semilog plot. 
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When current increases, the curve deviates away from the linear region as a 
result of the voltage drop across the resistor. This deviation provides the necessary 
information for the extraction of the parasitic resistance values. The resistance Rser is 
calculated as 
R = 1 ^ ( 5 . 4 ) 
ser j 
8 
where Vg and Ig are the measured gate voltage and current respectively and V is the 
junction voltage obtained by extrapolating the linear portion of the measured data to 
the selected current level. 
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gate voltage, V Fig 5.2 I-V characteristics of a forward-biased Schottky diode 
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open circuit 
r ^ V W - ^ M - @ h Y ^ 
6 ® s 
去 去 • 
(a) 
p A v w y v C ~ ( J } ^ P ^ • 
0 ® ’ s 
Vp^ ^ ^ open circuit V <7 
(b) 
" W ^ " " ^ ^ ( ^ ^ ^ p ^ 
6 ® > • ^ ^ ^ 
(c) 
Fig 5.3 Forward-biased gate measurement, (a) drain open and source grounded; (b) 
source open and drain grounded; (c) both drain and source grounded. 
Fig 5.3 shows three measurements, (a), (b) and (c), required to give the three 
extracted series resistance namely, Ra, Rb and Rc respectively. These resistances, Ra, 
Rb and Rc are related to the parasitic resistance Rg, R^ and Rs by the following 
expressions, 
Ra=Rg+Rs 
Rb = Rg+Rd (5.5) 
K=R,^R,RJ(R,^RJ 
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The equations may be solved to give 
R,=K-^R'-RXK^R,)+KR, 
R d = R b - R g (5.6) 
R,RrRg 
Experimental Setup 
The set-up is semi-automated by using personal computer to capture 
measurement data. The measuring equipment includes a FLUKE 45 dual 
measurement multimeter, a HP 6626A programmable power supply, and a PC. It is 
linked to the equipment through the ffiEE-488 general purpose instrumentation bus 
(GPIB). A control program is written based on HP VEE virtual instrumentation 
platform. The supply voltage is programmed to sweep from IV to 7V. In order to 
increase the measurement resolution near the tum on threshold of the diode, a series 
variable resistor is added to adjust the position of the load line. As the resistance of 
the load line is varied, the I-V characteristic curve of the diode may be obtained with 
high accuracy. A protective resistor is also included to limit the maximum current 
through the diode so as to protect the sample. The measurement data and extraction 
construction lines are shown in Fig 5.4 
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(C) 
Fig 5.4 Measured results of forward-bias gate measurement, (a) drain open and 
source grounded (b) source open and drain grounded (c) both source and drain 
grounded 
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Fukui method gives only a rough estimate of the parasitic resistance values. 
The reason is that the ‘linear，portion of the curve is not exactly a straight line due to 
the voltage drop across the resistor under moderate current condition. For low current 
cases, however, the measurement accuracy is limited by the equipment. Thus 
extracted value is sensitive to the current level used for extrapolation. To minimize 
this error, regression is employed to obtain the parameters directly (Fig 5.5). The 
obtained values are listed as follow. 
Parameter Value, Q 
R, — 4.702 
^ 4.666 
“ Rs 4.252 — 
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(a) 
1 0 - \ I ::”::: I _ ‘ 
i 
a , „ ^ : / mmm 
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fitted 
10"®' " 1 1 1 I I I  
0.5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 
gate voltage, V 
(b) 
10-V.:...丨 I :::丨::丨丨........丨 , ,  
n , \ 
a , „ ^ Z V : 
measured 
fitted io"'l 1 1 1 1 ！ I I  
0-5 0.55 0.6 0.65 0.7 0.75 0.8 0.85 0.9 
gate voltage, V 
(C) 
Fig 5.5 Measured result and fitted value for forward-biased gate measurement, 
(a) source grounded (b) drain grounded (c) both source and drain grounded 
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To further reduce the number of variables in small signal extraction, low 
frequency s-parameter is done leading to direct extraction of gm and gds. For low 
frequency in the VHF range, the effect of the lead inductance and parasitic 
capacitance are negligible. As a result, a simplified equivalent circuit model is shown 
in Fig 5.6 and the expression for S21 and S22 can be derived as, 
S = ^Sm^L , 5 7 � 
21 1 + g j R d + R L + R j + g J ^ � ’ ( " • " 
5 - ^B [1 + g.K + gds fe + Rs 一 ^0 )] — [1 + ^mK + gds fe + Rs ) X (5.8) 
22 Rs [1 + grA + “ fc + Rs + 1�)] + [1 + %mK + “ fe + 代 ) K 
Solving (5.7) and (5.8) give gm and g^s as 
_S,,[K + (K + 2Y^X2] 
“ A 
: 2 ( G , + K + (G, + K + 2Yo)sJ (5.9) 
0 ds . 
A 
I ^s V R, \ 
^ " ^ ^ A / W ^ ^ " " d ~ ^ ^ N < N ^ X ^  
I �•^ Q & _ I < B^ 
Port 1 i _ ^ds I i' X 
i " " ^ ^ — — i V _ 
1 \ I V DD I FET ^ g = i / R , i 
I Model I 
I V I 
Fig 5.6 Low frequency FET model 
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where 
^^jG,R,+KR,+G,R^+KR^ � 
一 1 + (G,R, + KR, + 2YoRd + G,R^ + KR^ + 2RJ^ + l)S,, + 1 ) 
- i ? A i [ ^ + ( ^ + 2 7 > , J 
K = GB-GrYo, 
G B = ^ B (5.10) 
G L , L = Y o = \ I Z o 
Hence the value of gm and gds can be extracted directly from low frequency 
s-parameter measurement. With HP8510C network analyzer, the lowest measurement 
frequency achievable is 45MHz. If equipment is available, lower frequency 
measurement at lOMHz may be even better. 
Parameter Value 
gm 32.131 mS 
gds 3.13 mS — 
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For the model shown in Fig 5.1，the values of Rd, Rg and Rs are determined by 
forward-bias gate measurement, whereas the value of g^ and gds are found by low 
frequency s-parameter measurement, as described previously. The remaining 
unknown parameters of the equivalent circuit model can be determined from the 
measured s-parameters of the transistor over a board frequency range. Computer 
optimization is carried out using a circuit simulator (HP MDS) to match the measured 
data to the simulated s-parameters of the FET model. However, due to the large 
number of variables involved, it is quite difficult for the optimizer to converge to the 
global minimum and to give a reasonable set of parameter values without a good 
initial estimates. 
5.3.1 Direct Extraction Method 
A mush faster and reliable approach, which has been widely accepted, is the 
direct extraction method first described by Minasian et al. [34]. Jn his method, the 
intrinsic FET (Fig 5.7) y-parameters are approximated by, 
Cdg 
g ^ " ^ " I I d 
个 
C 丁 V 
gS gs j^ ^ I c 
> L @ s^ds ~ r ' ' 
Ri t T I i, = a V e—j^ S ds 6 m gs^ 
Fig 5.7 Equivalent circuit model of a intrinsic FET 
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y , , = R , C j 0 ) ' l D ^ j 0 ) { c ^ J D ^ c J (5.11a) 
yi2 = - j ^ , d (5.11b) 
9 e _ _ 
2^1 =— jcoC. (5.11c) 
l+jRiCg/D “ 
y22 = 8 , s ^ M c , s ^ c J (5-11¾ 
where 
/ ) = 1 + 〜 2 〔 识 2 及 2 
Obviously, the simplest element to determine is Cgd. By plotting Im[y72] vs 0), 
the value of Cgd can be found from the slope of the line obtained by least square 
fitting, such that 
〔 广 〜 (5.12) 
where niyj2 is the slope of the regression line. 
X10' Op=T 1 1 1 1 1  
P M ^ ^ ^ 
: : : \ ^ : :::::j::: : ::[ . : 
—1.5…；….;..^ \^…:....-
—2 — ‘ • . - . ^s_  
: : : : : : : : : : : : : : : : : : : : : : : : n : ^ 
-3.5i ‘ ‘ 1 1 I  
0 2 4 6 8 10 12 
frequency, GHz 
Fig 5.8 ImQ /^2] of the intrinsic FET. Data is obtained by the 
procedure described in section 5.3.2 
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0.018p ！ ) ！ , ！ 
0.016 - ^^^^^^ 
0.014 - ^^y^ -
0.012 - : .^^„.^\  
0.008 - y ^ i -
0.006 - y / . . .. . . ； 
oL^  1 1 1 I I  0 2 4 6 8 10 12 
frequency, GHz 
Fig 5.9 lm\y22] of the intrinsic FET. Data is obtained by the 
procedure described in section 5.3.2 
In a similar manner, the drain source capacitor Cds is computed from the slope 
of the fitted line. 
Q . = ^ > , . - C , , (5.13) 




C = m — C , “ ).u gd (5.14) 
In Minasian's method, gm and gds are also extracted from the y parameters. 
However, these steps are not required here but the expressions are listed for 
completeness. 
g& -Reb^22] (5.15) 
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g . e - - = g . r + j g ^ (5.16) 
Smr = Re[3^2i ] 一 Imb^2i k c ^ c u - c o \ d C g A (5.17) 
gnu = Reb^2i ]^,C^co + lm[y^,]+ wC^, 
where 
f � r i � i / 2 
1 1 4 R e 2 k ]  
代 / 
Ri= ^ ,p 1 ^ (5.18) 2Reb^iJ 
r . - l t a n - f c l (5.19) 
� U - J 
0 . 0 2 5 , , , ！ , 
0 . 0 2 • • - . . -y/f.  
0.015 - y ^ ； -
0.01 、z. • • 
0.005 - y ^  
/::: 
0^ 1 1 L_ 1 I  
0 2 4 6 8 10 12 
frequency, GHz 
Fig 5.10 lm{yjj] of the intrinsic FET. Data is obtained by the 
procedure described in section 5.3.2 
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5.3.2 Estimation of lead inductance 
In order to make use of Minasian's equation, it is necessary to find beforehand 
the lead inductance Lg, Ld, L^ and parasitic resistance Rg, R& Rs for obtaining the 
intrinsic y-parameters (Fig 5.7) from the measured s-parameters (Fig 5.1). 
Dambrine et al. [35] proposed a method to directly extract the parasitic 
inductance and package capacitance by high frequency zero drain bias s-parameter 
measurement. However it requires the use of delicated fixture for de-embedding and 
such a fixture is not available. 
In this project, a new procedure has been developed for estimating the 
component values of the FET model. Initially, it is assumed that Lg = L^ (lead 
inductance) due to the symmetry of the transistor package, and the effects of the 
parasitic capacitance( Cpkg and CpM ) are negligible at low frequency. Hence, if Z/,y 
(i = 1, 2 ) denotes the z-parameter of the extrinsic FET, we have, 
1^1 二 Z „ - R, — jcoL^ — R, - jo)L^ 
z , , ^ Z , , - R ^ - j c o L ^ (5.20) 
^21 = Z f R s - j c o L s 
^22 = ^22 — Rd — j^L, - R^ - jcoL^ 
where Rd, Rg, and Rs are determined from DC forward gate bias measurement. 
Subsequently, by sweeping the values of Lg and L„ different sets of intrinsic z-
parameters are generated. Note that if correct values of Lg and Ls are used, the 
Minasian procedure will give parameter values close to the tme solutions. 
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The next step is to pass the intermediate results to MDS for optimization. The 
optimizer is allowed to tune most parameters by ±25% (values of gm. gds, Rd, Rg, Rs 
are kept fixed). However, since the values of Ri and r extracted by direct method is 
quite inaccurate, thus a ±200% sweep is set. 
In order to increase the reliability of the extracted values, s-parameters 
measured at two different bias points are employed in the optimization. This is 
possible as there are one set of extrinsic parameters (lead inductance and the package 
capacitance), two sets of intrinsic parameters, and two sets of measured s-parameter 
data. 
Based on the above procedure, element values extracted from the measured s-
parameter data are tabulated in the table shown below. 
Parameter Direct Optimization~~ Difference 
Extraction 
C,, 0.2853 pF 0.3446 pF — 17.2% — 
Cds 0.1779 pF 0 .1713pF 3.5 % 
Cd, 0.03975 pF Q.03714pF 7 . 0 % 
Rj 14.14^2 925QQ. “ 52 .8% 一 
T 11.64 ps 5.427 ps 114 % 
L, 1.15 nH “ 0.6898 nH -
L,ks - 0.4055 nH -
Ld 1.15 nH 0.8517nH -
L,ks - — 0.4055 nH — -
Ls 0.1 nH 0.1075 nH — -
Cgk, - ~ 0.1093 pF — -
C,kd - 0.1093 pF -
Finally, the measured and simulated s-parameters of the transistor device are 
given in Fig 5.11 for comparison. Good agreement between the two sets of curves are 
observed. 
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5.4.1 Large Signal Model 
Large signal nonlinear model of FET devices mainly consists of three 
nonlinear elements, namely Cgs, gds and gm- For operation in the saturation region, it 
has been shown [37] that the nonlinear effect of gm is dominating. 
The nonlinear transconductance is usually characterized by Taylor series 
expansions of their W characteristic in the vicinity of the dc bias point. Thus, the 
incremental drain current id{vg) is given by 
. " , A ) "2,灰】 i J ^ ( y J 3 
i d = — XV, + ^ Xy2+ - ^ ^ x y 3 + . . . dV^ ‘ 2 dV' ‘ 6 dV' ‘ 
^ Vg=Vg,0 g Vg = Vg,0 S Vg=Vg,0 (5.21) 
or 
id � =^ i V , (0+ ^2^, 2 (0+ 仏 3 (r)+.. . (5.22) 
where gj, g2, ... are unknown coefficients to be found. 
The traditional method determine the series coefficients (gj, g2, g3) by 
measuring the W characteristic at a fixed drain bias voltage and to perform a least 
square fit of id to a polynomial of the desired degree. Although this process is usually 
adequate for determining gj, it is often unsatisfactory for finding the higher order 
coefficients. The values of g2 and g j determined in this manner are very sensitive to 
measurement inaccuracy, round-off errors and the selection of data points [36]. 
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A more serious problem is the low frequency dispersion of the FET 
parameters [33] in which both gm and gds are function of frequency below lOMHz. 
An efficient way to get rid of the above mentioned problems is to derive the 
series coefficients from RF measurement [36]. The measurement is performed in the 
VHF range, at which both low frequency dispersion and the reactive parasitics are 
negligible. Under these assumptions the power levels of the harmonic components at 
the drain are function of the input power, the series coefficients, and the resistive 
parasitics. The resistive parasitics are determined by low frequency extraction. It is 
therefore a simple matter to measure the harmonic levels and to derive the coefficients 
from them. 
^ Rg V p A M ^ - ^ W n ^ " ^  
V; 谬〜！ <> 
© I d s I > Sdl 
's 1 ~ T 
〒《,""‘， 
去 去 V 
Fig 5.12 Equivalent nonlinear model and schematic of test circuit at 
VHF range 
5.4.2 Extraction of g2 and g3 
Fig 5.12 shows the equivalent circuit model of the FET operating in the VHF 
range, gm is the linear transconductance ( g^ = g j ) . g i^ is the load conductance which 
includes the combined effect of bias resistor Rs, load resistor Z^ and drain resistance 
Rd. 
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Using the method of nonlinear currents [23], one can show that the values of 
g2 and g3 are given by, 
H — ^dsgs+gdl(gds+Ss) 
' ' ' ' ^ d s S s + g d l ( g c I s + g n ^ + g s ) (5.25) 
ZJ _ <^ m S s 
"，i 一 ； 7 \ SdsSs+gcIl[gcls^8m^8s) 
_ M26；) 
容2一 ( v , Y (5.26) 
^d’n 1 HguHgii 
V J 
Vj(oj,o),cjo) 
H “ 7 { v J i r 'A�d，ngAJi,s,\ 
容3 = ~ ~ ^ ^ ^ " ( 5 . 2 7 ) 
〜 ， 1 〜 八 , 1 
It should be pointed out that since harmonic power levels are measured using a 
spectrum analyzer, phase information such as the sign of g2 and g j is lost. However, 
these information can be recovered by repeating the measurement at different V^ 
values. Accordingly, g2 is positive if g j increases with increasing Vgs, whereas g j is 
negative if g2 decreases with increasing V^, and vice versa. 
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@45MHz — HP8494B ^ HP8594EM 
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HP8648C ~ ~ ^ ^ ~ ~ 
@45MHz 
Fig 5.13 Experiment setup for characterization by harmonic distortion measurement 
Experimental Setup 
Fig 5.13 shows the setup for the harmonic power measurement. The filter is 
employed to suppress the harmonic components from the generator output while the 
attenuator is used to enhance the standing wave ratio of the filter. Fig 5.14 shows the 
harmonic power measured by spectrum analyzer for various gate bias with Vds=3.5V. 
From experimental observations, the power level of the 4^ ^ harmonic is more than 
40dB lower than the 2"^ harmonic and the 5出 harmonic is about 35dB lower than the 
3rd harmonic, it is safe to neglect the effects of the higher order coefficients and hence 
higher order mixing terms. As a results, the values of g2 and g3 can be determined 
using (5.26) and (5.27). For further examination, the extracted values of gj, g2 and g3 
are plotted in Fig 5.15 and Fig 5.16 as a function of gate and drain bias voltage. These 
results indicated that the coefficients are rather insensitive to the drain bias voltage. 
Fig 5.17 shows the comparison between the measured and simulated harmonic 
power distortion for various input power levels evaluated by using the Volterra Series 
Simulator (VSS), based upon the extracted coefficient values. Very good agreement is 
observed. 
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Fig 5.14 Harmonic power for various Vg^  with Vjs=3.5 V. 
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Fig 5.15 Extracted g!，g2 and g3 from harmonic distortion measurement at various 
Vgs for Vds=3.5 V 
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Fig 5.16 Extracted value of g!，g2 and g3 for various Vjs while Vgs is fixed at -0.8V. 
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Source Power, dBm Fig 5.17 Simulated and measured harmonic power of the test circuit. 
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Microwave and RF circuits usually involve a large number of passive 
elements for matching and biasing. Accurate modeling of these components are 
essential for the correct prediction of the circuit performance. For distributed 
elements, design formulae and circuit models are readily available. For lumped 
components, their characteristics are manufacturer dependent. 
To ensure that the passive components are accurately modeled in the 
simulator, the element values of their equivalent circuits are obtained from the s-
parameters supplied by the manufacturer. Fig. 5.18 shows the equivalent circuit 
models of inductor and capacitors respectively. It has been observed that the lumped 
circuit models are accurate up to 2GHz. 
Cprime ^lead R ., 
/ 八 A A capacitor 
^ : ^ ^ " " " " " ^ " ^ " A ^ A X ^ model C7^yx Cj~^ 
去 去 
c p 
hnme 尺附 ifiductor 
——^^^^^^^^^~^""~“^ model 
Fig 5.18 Equivalent circuit model of inductor and capacitor used 
APPLICATION T O l / 3 ANALOG FREQUENCY 
DlVIDER 
In this chapter, the design and construction of an experimental circuit is 
described. The measured performance of this frequency divider circuit is then 
compared with the predicted results produced by the new analysis method. Note that 
no attempt has been made to optimize the circuit performance. 
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In chapter 2, the operating principles of electronic oscillators have been 
discussed. To summarize, the conditions for oscillations to occur are, 
R c + R d = 0 (6-la) 
X ^ + X ^ = 0 (6.1b) 
For low microwave frequency operation, transistors are normally used for 
negative resistance generation with proper feedback network design. Fig. 6.1 shows a 
FET circuit with common source capacitive feedback. The impedance looking into the 
gate terminal of the transistor is given as 
Z,„ = ^ = - / - + f ^ - + - ^ ^ 1 (6.2) 
Ix ^ ¼ [ J ^ . jojC^^ 
To satisfy condition (6.1b), the resonator has to be inductive (¾ is positive) at 
the designated oscillation frequency, so as to cancel the capacitive terms in (6.2). In 
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I 
^ ~ ~ > 
y == v^, ® ^ ^ V r ^ 
； ^ ^ A y 
^ 去 
Fig 6.1 Generation of negative resistance with MESFET 
practice, a large inductor usually has a resonant frequency which is very close to the 
2"d and 3^ ^ harmonic of the operating frequency. Furthermore, a large inductor waste a 
lot of space when the oscillator is to be implemented using MMIC technology. 
Fortunately, this problem can partially be solved by adding an extemal capacitor, 
Cds(ext) between the drain and source terminals of the transistor. 
Fig. 6.2 shows the phaser diagram of the current and voltage vector of the 
Vfh2=gmVgsZfb h / ‘ 
/卜、 
/ t r 
/ K = � 7 + � 2 +、， 
Fig 6.2 Phaser plot showing negative resistance in the circuit shown in Fig 
6.1 Negative resistance is arise since 1太 and Re[VJ are out of phase. Zjj, is 
the impedance of Cfb 
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negative resistance circuit shown in Fig 6.1. The phase of 4 is chosen as the reference 
phase. The vector Vgs has 90 phase lag due to susceptance of Cgs. As Ids ( = gmVgs) is 
in phase with Vgs hence it also points downwards. Vp has two components namely V,i 
and Vfb2' Vjbi is caused by the source current Ix and Vf^2 is due to the feedback current 
Ifb ( = gmVgs). The source voltage Vx is therefore given by 
K = V " p + V ^ + V ^ 2 (6.3) 
It can be seen that 1^  and Re[VJ are 1 8 0 �o u t of phase, giving negative 
resistance. The imaginary part of V^  is negative which corresponds to the capacitive 
susceptance (1/jcoCgs + l/jcoCjb). From this plot, it is obvious that if one can rotate the 
^ i T v ® ~r r h 
- , \ Q V ^ds(ext) ^i^ ^fn gs  q ^DL 




^ " ~ " ^ 个 r ^ ^ 
s^ 
y . �T � • ^ 人 . 
. ^ i 广 1 © ‘ 仏 
• ^ 〔 吓 I 
V 去 
(b) 
Fig 6.3 (a) Modified negative resistance circuit Q, added, (b) 
equivalent circuit obtained by source transformation of (a). Z^ is the 
impedance Cds_. 
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vector Vx in the clockwise direction, the amount of susceptance can thus be reduced. 
However, the original circuit shown in Fig 6.1 does not provide such a freedom of 
tuning. 
To circumvent this problem, a possible way is to modify the existing network 
to include an extrinsic capacitor Cds(ext). The new configuration is shown in Fig 6.3a. 
In order to understand how it works, the circuit in Fig 6.3b is first obtained from Fig 
6.3a by applying the Thevenin theorem to the network at the drain side. Li the 
transformed circuit, there are two mesh current namely: 1^  and Ijb. Using the mesh 
analysis, we have, 
J _ SnYgs^cls^^x^Jb /^ . . 
�一 z +z +z ( ) 
^ds ^ ^dl ^ ^Jb 
where Zds and Z^ are the impedance of Cds and Cp respectively. Now define 
^k=8nyss^ds+h^fh 
(o.5) ^k - ^ds + ^dl + ^jh The feedback voltage component can then be expressed as 
i^b2 = hh^.ib = ^ ^ , / ¾ (6.6) 
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The new phaser diagram given in Fig 6.4 shows the direction of V^  and V^2. 
Accordingly to (6.5), the direction of Vjb2 can be controlled by changing the phase of 
Zk. Choosing a positive phase for Zk, will rotate Vfb2 in a clockwise direction. Clearly, 
it can be done by designing Zds, Zdi and Zp properly. For some combinations, V^2 can 
be forced to point in the upwards or +jX direction. As a result, the amount of 
susceptance can be lowered. The value of Cds and the load impedance may be decided 
at a later stage once the capacitances (Cgs and Cp) are fixed. 
Finally, the load impedance can be synthesized easily by simple matching 
circuit. The source capacitor Cfb is realized by a parallel LC network to allow a path 
for DC current returns. The complete MESFET oscillator circuit is given in Fig 6.5. 
The injection port is at the gate side and the load is at the drain side. For free running 
oscillation, the injection source may be removed and replaced by a 50 Q resistor. 
Vfl^2=\Zfl/Zk 
\ c a n be rotated by varying the 
^ phase ofZ^ 
\ | \ 
^ + � 2 + V ^ ^ ^ ^ ^ 
^ . ^ , . ^ X / T ‘、， 
/ r ' 
/ ，' Ss /^ .=^ .%+¾ 
Fig 6.4 Phaser plot of modified negative resistance circuit with extrinsic Q,. Z^，Z ,^ 
are impedance of Cjb and Q^ respectively. 
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Port 广 !广 ^ T T S 
=^5p n _ _ 
] 去 
1 2 p / / 1 p + i 39n ^ ^ D D  
J J-100p V ~ ~ 
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Fig 6.5 Complete circuit of the oscillator. 
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According to the general formulation method described in chapter 4，a short-
circuit connection is needed to be modified and replaced by a fictitious current source. 
A solution is obtained when the voltage drop across the fictitious current source 
becomes zero. 
In the oscillator circuit, the fictitious source is placed in series with the source 
resistor at the injection port (Fig 6.5). Complete equivalent circuit model is used for 
both the FET and the lumped passive components. 
With Ij = 0 in (4.5), the Volterra kemels are calculated by the simulator VSS 
while sweeping the probe frequency in the vicinity of the linear operating point 
suggested by (6.1b). Similarly, the fictitious current amplitude is stepped from 0 up to 
20mA. As a result, a matrix containing the complex port impedance values is 
generated with frequency varying in the x-direction and current level in the y-
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direction. By plotting the loci of Re[Z]=0 and Im[Z] = 0 in the same chart, the 
steady-state solution is found at the intersection point (Fig 6.6). Subsequently, futher 
information such as the output power level can be obtained easily. 
Predicted Measured Difference 
oscillating frequency ~321.9 MHz _306.4MHz 5.06 % 
output power 7.2dBm 7.4dBm 0.2dB 
Note that the discrepancies between the measured and the calculated 
oscillation frequency may be explained by the component tolerances. 
2 0 | ！ ! ！ 1 1 ！ 1  
1 8 - -
16 - ：• •： ： i : -
1 4 - ..: •： : : : -
1 2 - ； ； -
< 
_ J 0 ^ _ _ _ ^ ^ : ： : . lm(Z) = 0' -
8 ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ 
e ^ ^ ^ ^ ^ ^ . • — . — 
4 - :Re(Z) = 0^>-^v^  
2 - : ： -
0 ' 1 1 1 1 1 I I  
3 2 0 3 2 0 . 5 3 2 1 3 2 1 . 5 3 2 2 3 2 2 . 5 3 2 3 3 2 3 . 5 3 2 4 
Frequency, MHz 
Fig 6.6 Simulation of free running oscillator. The intersection point of Re[Z]=0 and 
Im[Z]=0 gives the solution for free running oscillation. 
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The simulation of an injection locked oscillator and a free-running oscillator is 
similar except that an injection source is included and equation (4.7) is used for the 
former case. From the circuit point of view, the system is now driven simultaneously 
by the injection source and the fictitious current source. As the phase of the injection 
source is taken as the reference, the phase of the fundamental component (中)must lie 
between 土 兀/3. 
The solution process is divided into two stages. In the pre-processing stage, 
the Volterra series kemels are calculated by the Volterra Series Simulator(VSS). 
Since these kemels are independent of both injection power and the probing current, 
their values are stored for later use. In the post-processing stage, the locking range and 
passband response is solved for a given injected power level. 
Fig 6.7 shows the simulation results of both the amplitude and phase transfer 
characteristic of the injection locked oscillator with various injection power levels. 
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' f ^ 
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(a) 
0| ！ r ！ j n ！ I ! 1 1  
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3 2 0 . 8 3 2 1 3 2 1 . 2 3 2 1 . 4 3 2 1 . 6 3 2 1 . 8 3 2 2 3 2 2 . 2 3 2 2 . 4 3 2 2 . 6 3 2 2 . 8 
frequency, MHz 
(b) 
Fig 6.7 Simulated magnitude and phase response of oscillation current Ij for injection 
power vary from -5 to 10 dBm in ldB step. Phase of the injection source I3 is used as 
the reference phase. 
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In order to verify the accuracy of the simulation results, the circuit described 
in section 6.1 has been constructed and measured with the setup shown in Fig 6.8. 
Injection signal at around 920 MHz is applied. The frequency spectrum for both 
locked and unlock state are shown in Fig 6.9. The locking ranges and passband 
response of the circuit is determined at various injection power levels. The lower and 
upper locking boundaries (Fig 6.10) can be interpreted as the minimum input power 
required for a given locking frequency. Note that the center frequency of the lock 
range is simply equal to the oscillating frequency,/� . 
It can be observed from the figures that very good agreement is obtained 
between the measured and predicted locked range. Furthermore, under high injection 
power, there is small deviation in the locking boundary values. 
For further comparison, the passband characteristics of the oscillator are also 
measured and shown in Fig 6.11 for three different injected power levels (2, 5 and 10 
dBm). The results indicated that both the passband performances and the locking 
range of the oscillator circuit are well predicted (less than 0.5 dB error). 
Vo3 VDD 
广~X ^ ^ Attenuator 
^ � HP8494B I L O  
v _ ^ ^ ^ +HP8495D I 
Signal Source ' ^Ampl i f i e r  
HP8648C DUT Spectrum Analyzer HP8594EM 
Fig 6.8 Injection locking experiment 
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1 0 | 1 1 ！ 1 ！ 1 1 1 1  
: : i I 丨 i : 
- 1 0 - : -
,.....:..............丨.......1....八...』.....i...........I....-
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(b) 
Fig 6.9. States of harmonic injection locked oscillator. Injection signal is at 914 MHz 
(a) locked state (b) driven but unlock state. 
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Fig 6.10 Simulated and measured locking bound 
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Fig 6.11 Simulated and measured response inside the locked range for injection 
power of 2，5 and 10 dBm 
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It should be pointed out that the locking range of this experimental circuit is 
rather small in compared to the ones reported in the literature. These high 
performance frequency divider circuits usually incorporate several transistor to 
perform mixing, filtering and amplifying function. However, in the present design, 
only a single transistor is used to perform all these functions simultaneously. 
III11IIIIII11111111 l l l ^ — ^ M ^ M 
As mentioned previously, Kurokawa had formulated an expression based upon 
injection locked vector for the analysis of injection-locked oscillator operated in the 
fundamental mode [4]. This locking vector is useful for the understanding of the 
locking phenomenon. In this section, a similar injection locked vector is formulated 
for harmonic / subharmonic injection locking. The expression for the locking vector 
has been derived in chapter 4 and it is employed here for the special case of 3^ ^ 
harmonic injection. 
The determining equation can be casted in the following form 
Z , + Z ^ = f { c o J , J , ) (6.7) 
in which 
7 -^H /2 + 10尺广 (6.8a) 
Zz) - - ^ 3 a h +72片5“1 4 lb 
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^ J ^ 3 , / 3 / , + ^ / / 3 J / 3 f + 
/(^/1,/3)=- +^//3.VV ^ ^ H , J , % l ' 4-f//3.|/3r +f^5^'3 
A , M ' ^ r 
(6.8b) 
where Z； is the frequency dependent impedance including the resonator and the linear 
impedance of the negative resistance circuit, Zo is the amplitude dependent device 
impedance, and/fco,I1,I3) is the locking vector. Equation (6.7) reduces to (6.1) if we 
set I3 = 0. For sake of clarity, we denote the terms i n f ( ) by Txy, where x represent the 
order and ;y represent the label a,b,c, etc. For example, 
3 
T^ b = - f ^ 3 b h h (6.9) 
Fig 6.12 and Fig 6.13 show the plots of the impedance line and the device line. 
The arrow indicates the direction of increasing amplitude /； for device line and 
increasing O)fox the impedance line. 
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Fig 6.12 Relationship between locking vectors, device line and impedance locus. 
Pin=5dBm. Locking vector for several different frequencies are shown with the last one 
decomposed into T^ y terms. Only Tjc and Tsh are observable. 
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Fig 6.13 Relationship between locking vectors, device line and impedance locus. 
Pin=lOdBm, The locking vector are longer than those in Fig 6.12 as injection power is 
higher. 
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For free-running oscillation, the steady-state solution occurs at the intersecting point 
between the device and the impedance lines. In the presence of an injection signal, 
however, equation (6.6) must be applied instead. 
If we vary the injection frequency co while holding the amplitude of the 
injection signal (I3 ) constant, then the injection vector will slide along the impedance 
and the device loci. For fixed value of I3, the length of this locking vector is almost 
constant. This vector is used by Kurokawa [4] for locking range prediction of 
fundamental mode operation. In this work, through the new formulation, locking 
vectors are obtained for harmonic / subharmonic injection cases as well. Locking 
range can then be estimated from these locking vectors. In addition, it can be seen that 
only a few mixing terms of the locking vector are significant. Furthermore with the 
low level injection assumption, 7>" becomes dominant and is proportional to nonlinear 
current i3 ( = 2g2 v； v2 + g3 v^). Therefore, from the above observations, the locking 
range may be increased by, 
1. Improved matching at the injected port to reduce the required input power. 
2. Introduction of feedback networks to enhance the 3^ ^ order mixing product 
generated by the 1^^ and 2"^ order mixing terms ( 2g2VjV2). 
CONCLUSIONS AND RECOMMENDATIONS FOR 
FUTURE WORK 
^SEBms^ammm^^^mmmmm 
The use of analytical methods with simplifying assumptions to predict 
injection-locked oscillator behavior suffers from many limitations. Furthermore, since 
the device nonlinearities can influence locking range, power output and locking gain, 
the ability to model these effects becomes critical. As a result, designing better 
injection-locked oscillators requires a more complete understanding of how the 
nonlinear aspects of the oscillator affects its operation. Recently, the primary 
approaches to nonlinear oscillator modeling have been harmonic-balance and time-
domain simulations. To summarize, the main contributions of the present work 
include: 
1. the derivation of a new and rigorous Volterra series formulation for unified 
injection-locked oscillator analysis(fundamental-, subharmonic and harmonic-
mode). 
2. The development of a general and user-friendly computer program (Volterra 
Series Simulator) based on the proposed method for the determination of 
locking and power performances of injection-locked oscillators. 
Conclusions and Recommendations for Future work 8 ^ 
3. The demonstration of a simple and accurate modeling procedure for the 
characterization of the active device(MESFET). 
4. Experimental verification of the accuracy of the simulated results by using the 
measured performance of a MESFET 1/3 analog frequency divider circuit. 
l r J H m i " L I J J l U l i m i J j l U I I J J T O f f ^ H ^ ^ M 
1. The locking performance of injection locked oscillator circuits may be 
improved by identifying the critical design parameters from the determining 
equation and locking vector formulated here. In principle, the embedded 
impedances at different harmonic frequencies as well as the device 
nonlinearities are the main concem. 
2. A multi-transistor configuration may be studied by the proposed method. 
Feedback network may be introduced for locking bandwidth enhancement. 
mm 
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